Subscribe (Full Service) Register (Limit Service, Free) Logia

Search: • The ACM Digital Library • The Guide

US Patent & Trademark Office

+author:Vestal

THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction survey

Term used Vestal

Found 12 of 138,663

Sort results by

Display

relevance • Save results to a Binder Search Tips

Try an Advanced Search Try this search in The ACM Guide

expanded form results

Open results in a new window

Results 1 - 12 of 12

Relevance scale

1 The architecture of the Eden system.

Edward D. Lazowska, Henry M. Levy, Guy T. Almes, Michael J. Fischer, Robert J. Fowler, Stephen C. Vestal

December 1981 Proceedings of the eighth ACM symposium on Operating systems principles

Full text available: pdf(827.67 KB)

Additional Information: full citation, abstract, references, citings, index terms

The University of Washington's Eden project is a five-year research effort to design, build and use an "integrated distributed" computing environment. The underlying philosophy of Eden involves a fresh approach to the tension between these two adjectives. In briefest form. Eden attempts to support both good personal computing and good multi-user integration by combining a node machine / local network hardware base with a software environment that encourages a high degree of shar ...

2 Performance evaluation of software architecture: Using an architecture description language for quantitative analysis of real-time systems



Robert Allen, Steve Vestal, Dennis Cornhill, Bruce Lewis

July 2002 Proceedings of the third international workshop on Software and performance

Full text available: pdf(150.25 KB) Additional Information: full citation, abstract, references

An architecture description language (ADL) specifies the structure of an overall system as an assembly of interacting components. ADLs can serve as input to a variety of development tools. We outline the Avionics Architecture Description Language, an emerging SAE standard for describing the architectures of hard real-time, safety-critical embedded computer systems. We describe a suite of tools that perform a set of verification, modeling and analysis, and implementation activities given an AADL ...

Keywords: embedded, fault-tolerant, real-time, software architecture

3 Linear benchmarks

Steve Vestal

October 1990 ACM SIGAda Ada Letters, Volume X Issue 8

Full text available: (200,95 KB) Additional Information: (all citation, abstract, citings, index terms

This paper presents a language feature benchmarking technique that is based on the use of multiple sampling loops and linear regression. Multiple performance estimates for multiple parameters can be obtained simultaneously. A heuristic is presented to automatically adjust the number of iterations for the sampling loops. It is also possible to compute values that give some insight into the accuracy of the estimates. This paper gives an overview of how such benchmarks may be coded and discusses so ...

s Search Text	DB	Time stamp
		_
2 (instruction adj set adj simulator) and model and component and hardware and software and architecture and SOC	USPAT; US-PGPUB; EPO; JPO; DERWENT:	2004/07/02 16:04
	2 (instruction adj set adj simulator) and model and component and hardware and	2 (instruction adj set adj simulator) and USPAT; model and component and hardware and US-PGPUB;

L	Hits	Search Text	DB	Time stamp
Number				-
1	3068	simulation and SOC	USPAT	2004/07/02
				13:36
2	0	(simulation and SOC) and ((system adj on)	USPAT	2004/07/02
		near chip)		13:36
3	0	(simulation and SOC) and ((system adj on)	USPAT	2004/07/02
		same chip)	-	13:37
4	393	(simulation and SOC) and (system same	USPAT	2004/07/02
		chip)		13:37
5	304	((simulation and SOC) and (system same	USPAT	2004/07/02
		chip)) and model	1	13:37
6	3	(((simulation and SOC) and (system same	USPAT	2004/07/02
	1	chip)) and model) and SOC.ti.		13:39
7	10	soc.ti.	USPAT	2004/07/02
				13:40



Membership Publications/Services

Standards Conferences



Welcome United States Patent and Trademark Office



FAQ Terms IEEE Peer Review

Quick Links

2 Search Results

- C> Home
- -What Can i Access?
- ()~ Log-out

Tables of Contents

- > Journals & Magazines
-)- Conference Proceedings
- Standards

Serial

- By Author
- → Basic
-)– Advanced

- () Join IEEE
- Establish IEEE Web Account
- Or Access the IEEE Member Digital Library

- **)**~ Access the IEEE Enterprise File Cabinet
- 🖴 Print Format

Your search matched 32 of 1047691 documents.

A maximum of 500 results are displayed, 15 to a page, sorted by Relevance in **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

Search ((system <near/2> chip) <or> soc) <and> simulation <a

Check to search within this result set

Results Key:

JNL = Journal or Magazine CNF = Conference STD = Standard

16 Performance analysis of systems with multi-channel communication architectures

Lahiri, K.; Raghunathan, A.; Dey, S.; VLSI Design, 2000. Thirteenth International Conference on , 3-7 Jan. 2000 Pages:530 - 537

[Abstract] [PDF Full-Text (148 KB)] **IEEE CNF**

17 ASOC: a scalable, single-chip communications architecture

Jian Liang; Swaminathan, S.; Tessier, R.; Parallel Architectures and Compilation Techniques, 2000. Proceedings. International Conference on , 15-19 Oct. 2000 Pages:37 - 46

[Abstract] [PDF Full-Text (1116 KB)] **IEEE CNF**

18 High level modeling for parallel executions of nested loop algorithms

Deprettere, E.F.; Rijpkema, E.; Lieverse, P.; Kienhuis, B.; Application-Specific Systems, Architectures, and Processors, 2000. Proceedings. IEEE International Conference on , 10-12 July 2000 Pages:79 - 91

[Abstract] [PDF Full-Text (356 KB)] **IEEE CNF**

19 An energy balance simulation tool for TOMS-EP

Mackowski, M.J.; Martin, D.K.;

Energy Conversion Engineering Conference, 1996. IECEC 96. Proceedings of the 31st Intersociety, Volume: 1, 11-16 Aug. 1996 Pages:641 - 646 vol.1

[Abstract] [PDF Full-Text (500 KB)] **IEEE CNF**

20 Defect oriented fault analysis for SRAM

Rei-Fu Huang; Yung-Fa Chou; Cheng-Wen Wu;

Test Symposium, 2003. ATS 2003. 12th Asian, 16-19 Nov. 2003

Pages: 256 - 261

21 A modular simulation framework for architectural exploration of onchip interconnection networks

Kogel, T.; Doerper, M.; Wieferink, A.; Leupers, R.; Ascheid, G.; Meyr, H.; Goossens, S.;

Hardware/Software Codesign and System Synthesis, 2003. First IEEE/ACM/IFIP International Conference on , 1-3 Oct. 2003

Pages:7 - 12

[Abstract] [PDF Full-Text (573 KB)] **IEEE CNF**

22 Design and FPGA implementation of a video scalar with on-chip reduced memory utilization

Ramachandran, S.; Srinivasan, S.;

Digital System Design, 2003. Proceedings. Euromicro Symposium on , 1-6 Sept. 2003

Pages: 206 - 213

[Abstract] [PDF Full-Text (1412 KB)] **IEEE CNF**

23 Current status and challenges of SoC verification for embedded systems market

Wooseung Yang; Moo-Kyeong Chung; Chong-Min Kyung;

SOC Conference, 2003. Proceedings. IEEE International [Systems-on-Chip], 17-20

Sept. 2003

Pages:213 - 216

[Abstract] [PDF Full-Text (406 KB)] **IEEE CNF**

24 Specification, modeling and design tools for system-on-chip

Lavagno, L.; Dey, S.; Gupta, R.;

Design Automation Conference, 2002. Proceedings of ASP-DAC 2002. 7th Asia and South Pacific and the 15th International Conference on VLSI Design. Proceedings.

, 7-11 Jan. 2002

Pages:21 - 23

[Abstract] [PDF Full-Text (190 KB)] IEEE CNF

25 Mathematical methods in VLSI

Atre, M.V.; Subramanian, S.; Narayanan, H.;

Design Automation Conference, 2002. Proceedings of ASP-DAC 2002. 7th Asia and South Pacific and the 15th International Conference on VLSI Design, Proceedings. , 7-11 Jan. 2002

Pages:18 - 19

[Abstract] [PDF Full-Text (185 KB)] **IEEE CNF**

26 Digit-serial multiplier design using skew-tolerant domino circuits

Sungwook Kim; Sobelman, G.E.;

ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International, 12-15 Sept. 2001

Pages:356 - 360

[PDF Full-Text (384 KB)]

27 Direct-mapped asynchronous finite-state machines in CMOS technology Sotiriou, C.R.;

ASIC/SOC Conference, 2001. Proceedings. 14th Annual IEEE International, 12-15

Sept. 2001

Pages:105 - 109

[Abstract] [PDF Full-Text (400 KB)] IEEE CNF

28 Fast performance analysis of bus-based system-on-chip communication architectures

Lahiri, K.; Raghunathan, A.; Dey, S.; Computer-Aided Design, 1999. Digest of Technical Papers. 1999 IEEE/ACM International Conference on , 7-11 Nov. 1999 Pages: 566 - 572

[Abstract] [PDF Full-Text (712 KB)] IEEE CNF

29 Time-dependent aspects of the flow in the carotid bifurcation: continuous DPIV and computational results

Grad, Y.; Rosenfeld, M.; Yodfat, O.; Einav, S.; [Engineering in Medicine and Biology, 1999. 21st Annual Conf. and the 1999 Annual Fall Meeting of the Biomedical Engineering Soc.] BMES/EMBS Conference, 1999. Proceedings of the First Joint , Volume: 1 , 13-16 Oct. 1999 Pages: 218 vol.1

[Abstract] [PDF Full-Text (132 KB)] IEEE CNF

30 Proceedings Design, Automation and Test in Europe

Design, Automation and Test in Europe, 1998., Proceedings, 23-26 Feb. 1998

[Abstract] [PDF Full-Text (780 KB)] IEEE CNF

Prev 1 2 3 Next

Home | Logicut | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Help | FAQ| Terms | Sect to Top

Copyright © 2004 IEEE — All rights reserved



Membership Publications/Services

Standards Conferences



Welcome United States Patent and Trademark Office



FAQ Terms IEEE Peer Review

Quick Links

» Search Results

- () Home
- What Can 1 Access?
- O- Log-out

- Journals & Magazines
- Conference Proceedings
- Standards

Senior

- Sy Aeither
-)- Basic
- Advanced

- C> Join IEEE
- Establish IEEE Web Account
- Or Access the IEEE Member Digital Library

)- Access the HEEE Entorprise File Cabinet

Your search matched 2 of 1047691 documents.

A maximum of 500 results are displayed, 15 to a page, sorted by Relevance in **Descending** order.

•

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

system <and> mapping <and> model <and> behaviour

Search

Check to search within this result set

Results Key:

JNL = Journal or Magazine CNF = Conference STD = Standard

1 The modelling of embedded systems using HASoC

Green, P.N.; Edwards, M.D.;

Design, Automation and Test in Europe Conference and Exhibition, 2002.

Proceedings, 4-8 March 2002

Pages: 752 - 759

[Abstract] [PDF Full-Text (378 KB)] **IEEE CNF**

2 Simulation of software behavior under hardware faults

Goswami, K.K.; Iyer, R.K.;

Fault-Tolerant Computing, 1993. FTCS-23. Digest of Papers., The Twenty-Third International Symposium on , 22-24 June 1993

Pages:218 - 227

[PDF Full-Text (884 KB)] [Abstract] **IEEE CNF**

🖴 Print Format


tioms | Log. aut | Journals | Conference Proceedings | Standards | Search by Author | Basic Search | Advanced Search | Join IEEE | Web Account | New this week | OPAC Linking Information | Your Feedback | Technical Support | Email Alerting | No Robots Please | Release Notes | IEEE Online Publications | Heip | FAQ| Terms | Seck to Ten

Copyright © 2004 IEEE - All rights reserved



Standards Conferences Membership Publications/Services

Welcome United States Patent and Trademark Office



FAQ Terms IEEE Peer Review

Quick Links

» Search Results

- Or Home
- What Can 1 Access?
- ()~ Log~out

- ziemwei 🗹 & Magazines
-)~ Conference Proceedings
- ()~ Standards

- C By Author
- ()~ Basic
- · Advanced

- () Join IEEE
- Establish IEEE Web Account
- Or Access the IEEE Member Digital Library

Access the IEEE Enterprise File Cebinet

🖴 Print Format

Your search matched 7 of 1047691 documents.

A maximum of 500 results are displayed, 15 to a page, sorted by Relevance in **Descending** order.

Refine This Search:

You may refine your search by editing the current search expression or entering a new one in the text box.

instruction <and> set <and> simulator <and> architectu

Search

Check to search within this result set

Results Key:

JNL = Journal or Magazine CNF = Conference STD = Standard

1 Native ISS-SystemC integration for the co-simulation of multi-processor SoC

Fummi, F.; Martini, S.; Perbellini, G.; Poncino, M.;

Design, Automation and Test in Europe Conference and Exhibition, 2004.

Proceedings, Volume: 1, 16-20 Feb. 2004

Pages: 564 - 569 Vol. 1

[PDF Full-Text (424 KB)] [Abstract] **IEEE CNF**

2 Power estimation at architecture level for embedded systems

Mizuno, H.; Kobayashi, H.; Onoye, T.; Shirakawa, I.;

Circuits and Systems, 2002. ISCAS 2002. IEEE International Symposium

on , Volume: 2 , 26-29 May 2002

Pages:II-476 - II-479 vol.2

[Abstract] [PDF Full-Text (454 KB)] TEEF CNE

3 SystemC cosimulation and emulation of multiprocessor SoC designs

Benini, L.; Bertozzi, D.; Bruni, D.; Drago, N.; Fummi, F.; Poncino, M.;

Computer, Volume: 36, Issue: 4, April 2003

Pages:53 - 59

[PDF Full-Text (277 KB)] [Abstract] **IEEE JNL**

4 SimpleScalar: an infrastructure for computer system modeling

Austin, T.; Larson, E.; Ernst, D.;

Computer, Volume: 35, Issue: 2, Feb. 2002

Pages: 59 - 67

[Abstract] [PDF Full-Text (389 KB)] TEFF INI

5 A SystemC-based verification methodology for complex wireless software IP

Post, G.; Venkataraghavan, P.K.; Ray, T.; Seetharaman, D.R.;

Design, Automation and Test in Europe Conference and Exhibition, 2004.

Proceedings, Volume: 1, 16-20 Feb. 2004

US Patent & Trademark Office

Subscribe (Full Service) Register (Limit ervice, Free) Login

Search: • The ACM Digital Library • The Guide

mapping hardware software model capture simulation

THE ACM DIGITAL LIBRARY

Feedback Report a problem Satisfaction SUIVEY

Terms used mapping hardware software model capture simulation

Found **70,660** of **138,663**

Sort results

relevance by

Save results to a Binder Search Tips

Try an Advanced Search Try this search in The ACM Guide

Display results

expanded form

Open results in a new window

Result page: previous 1 2 3 4 5 6 7 8 9 10

Results 41 - 60 of 200

Best 200 shown

41 Mapping switch-level simulation onto gate-level hardware accelerators

Alok Jain, Randal E. Bryant

June 1991 Proceedings of the 28th conference on ACM/IEEE design automation

Full text available: (24.06 KB) Additional Information: full citation, references, index terms

42 HDR and tone mapping: Interactive time-dependent tone mapping using programmable graphics hardware

Nolan Goodnight, Rui Wang, Cliff Woolley, Greg Humphreys June 2003 Proceedings of the 14th Eurographics workshop on Rendering

Full text available: pdf(7.56 MB)

Additional Information: full citation, abstract, references, index terms

Modern graphics architectures have replaced stages of the graphics pipeline with fully programmable modules. Therefore, it is now possible to perform fairly general computation on each vertex or fragment in a scene. In addition, the nature of the graphics pipeline makes substantial computational power available if the programs have a suitable structure. In this paper, we show that it is possible to cleanly map a state-of-the-art tone mapping algorithm to the pixel processor. This allows an inter ...

43 Design and verification of the Rollback Chip using HOP: a case study of formal methods applied to hardware design

Ganesh Gopalakrishnan, Richard Fujimoto

May 1993 ACM Transactions on Computer Systems (TOCS), Volume 11 Issue 2

Full text available: 7 pdf(2.52 MB)

Additional Information: full citation, abstract, references, citings, index terms, review

The use of formal methods in hardware design improves the quality of designs in many ways: it promotes better understanding of the design; it permits systematic design refinement through the discovery of invariants; and it allows design verification (informal or formal). In this paper we illustrate the use of formal methods in the design of a custom hardware system called the "Rollback Chip" (RBC), conducted using a simple hardware design description language called "HOP&r ...

44 Caches and Memory Systems: A vision for embedded software

Alberto Sangiovanni-Vincentelli, Grant Martin

November 2001 Proceedings of the international conference on Compilers, architecture, and synthesis for embedded systems

Full text available: pdf(199.62 KB) Additional Information: full dilation, abstract, references, index terms

In this paper we describe a vision for the future evolution of Embedded SW (ESW) design methodologies as part of overall Embedded Systems (ES) development. Fundamentally, we believe that the way in which embedded SW is developed today must change radically. The

















